Amanote Research
Register
Sign In
High-Level Debugging and Verification for FPGA-Based Multicore Architectures
doi 10.1109/fccm.2015.14
Full Text
Open PDF
Abstract
Available in
full text
Date
May 1, 2015
Authors
Oriol Arcas Abella
Adrian Cristal
Osman S. Unsal
Publisher
IEEE
Related search
FPGA-Based Channel Coding Architectures for 5G Wireless Using High-Level Synthesis
International Journal of Reconfigurable Computing
Hardware
Architecture
High Performance 3-Dimensional Heterogeneous Tree-Based FPGA Architectures (HT-FPGA)
Utilization of FPGA Architectures for High Performance Computations
Computational Methods in Science and Technology
High-Level Verification
IPSJ Transactions on System LSI Design Methodology
Electronic Engineering
Computer Science Applications
Electrical
FPGA-based Bandwidth Selection for Kernel Density Estimation Using High Level Synthesis Approach
Bulletin of the Polish Academy of Sciences: Technical Sciences
Information Systems
Computer Networks
Molecular Physics,
Communications
Engineering
Atomic
Optics
Artificial Intelligence
SEU Fault Evaluation and Characteristics for SRAM-based FPGA Architectures and Synthesis Algorithms
ACM Transactions on Design Automation of Electronic Systems
Computer Science Applications
Electronic Engineering
Computer Graphics
Electrical
Computer-Aided Design
Evaluation of SuperLU on Multicore Architectures
Journal of Physics: Conference Series
Astronomy
Physics
Performance Analysis of FPGA Architectures Based Embedded Control Applications
Multicore Hardware-Software Design and Verification Techniques
