Modeling of Losses Due to Inter-Laminar Short-Circuit Currents in Lamination Stacks
Electrical, Control and Communication Engineering
doi 10.2478/ecce-2013-0012
Full Text
Open PDFAbstract
Available in full text
Date
August 1, 2013
Authors
Publisher
Walter de Gruyter GmbH