Amanote Research
Register
Sign In
Exploiting SSD Parallelism to Accelerate Application Launch on SSDs
Electronics Letters
- United Kingdom
doi 10.1049/el.2011.0042
Full Text
Open PDF
Abstract
Available in
full text
Categories
Electronic Engineering
Electrical
Date
January 1, 2011
Authors
J. Ryu
Y. Joo
S. Park
H. Shin
K.G. Shin
Publisher
Institution of Engineering and Technology (IET)
Related search
Exploiting Parallelism
Exploiting and/or Parallelism in Prolog
Exploiting Coordinate Scaling Relations to Accelerate Exact Exchange Calculations
Exploiting a Priori Model Reduction Methods to Accelerate Seismic Simulations
Exploiting the Task-Pipelined Parallelism of Stream Programs on Many-Core GPUs
IEICE Transactions on Information and Systems
Electronic Engineering
Pattern Recognition
Hardware
Computer Vision
Electrical
Architecture
Artificial Intelligence
Software
The Janus Triad: Exploiting Parallelism Through Dynamic Binary Modification
Exploiting Speculative Thread-Level Parallelism in Data Compression Applications
Building Fast to Think Faster: Exploiting Rapid Prototyping to Accelerate Ideation During Early Stage Design
Prospective Application of Parallelization to Accelerate Biological Model Simulations
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
