Efficient Systolic-Array Redundancy Architecture for Offline/Online Repair

Electronics (Switzerland) - Switzerland
doi 10.3390/electronics9020338
Full Text
Abstract

Available in full text

Date
Authors
Publisher

MDPI AG

Related search

A Systolic Array Architecture for the Discrete Sine Transform

IEEE Transactions on Signal Processing
Electronic EngineeringSignal ProcessingElectrical
2002English

Efficient Linear Systolic Array for the Knapsack Problem

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
1992English

A Reconfigurable Systolic Array Architecture for Multicarrier Wireless Applications

English

High Performance Systolic Array Core Architecture Design for DNA Sequencer

MATEC Web of Conferences
Materials ScienceEngineeringChemistry
2018English

A Systolic Array-Based FPGA Parallel Architecture for the BLAST Algorithm

ISRN Bioinformatics
2012English

Efficient Online and Offline Testing of Embedded DRAMs

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2002English

Virtual Systolic Array for QR Decomposition

2013English

Online and Offline Information for Omnichannel Retailing

Manufacturing and Service Operations Management
Management ScienceManagementOperations ResearchStrategy
2017English

Chain Architecture: An Efficient Hardware Solution for a Large Microphone Array System

2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy