Effect of Clock Duty-Cycle Error on Two-Channel Interleaved $\Delta\Sigma$ DACs
IEEE Transactions on Circuits and Systems II: Express Briefs - United States
doi 10.1109/tcsii.2015.2415691
Full Text
Open PDFAbstract
Available in full text
Date
July 1, 2015
Authors
Publisher
Institute of Electrical and Electronics Engineers (IEEE)