Limited Switch Dynamic Logic Circuits for High-Speed Low-Power Circuit Design

IBM Journal of Research and Development - United States
doi 10.1147/rd.502.0277
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IBM

Related search

CMOS VLSI Design of Low Power Comparator Logic Circuits

Asian Journal of Scientific Research
Multidisciplinary
2014English

Cell Based Design Methodology for BDD SFQ Logic Circuits: A High Speed Test and Feasibility for Large Scale Circuit Applications

IEEE Transactions on Applied Superconductivity
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2003English

Adiabatic Logic Circuits for Low Power VLSI Applications

International Journal of Science and Research (IJSR)
2016English

Cascadable Adiabatic Logic Circuits for Low-Power Applications

IET Circuits, Devices and Systems
ControlSystems EngineeringElectricalElectronic Engineering
2008English

Simple Exact Algorithm for Transistor Sizing of Low-Power High-Speed Arithmetic Circuits

VLSI Design
Electronic EngineeringComputer GraphicsHardwareElectricalArchitectureComputer-Aided Design
2010English

Development of High-Speed and Low-Power Microprocessors Using Superconductive Circuits

IEEJ Transactions on Fundamentals and Materials
Electronic EngineeringElectrical
2008English

Performance Analysis of High Speed Domino CMOS Logic Circuits

International Journal of Computer Applications
2014English

Architectures for High Dynamic Range, High Speed Image Sensor Readout Circuits

English

Design Issues in Low-Voltage High-Speed Current-Mode Logic Buffers

2003English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy