A New Statistical Method for Maximum Power Estimation in CMOS VLSI Circuits

Active and Passive Electronic Components - Egypt
doi 10.1155/2000/39526
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Hindawi Limited

Related search

CMOS VLSI Design of Low Power Comparator Logic Circuits

Asian Journal of Scientific Research
Multidisciplinary
2014English

A Survey of Power Estimation Techniques in VLSI Circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
1994English

High-Level Area and Power Estimation for VLSI Circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
1999English

An Algorithm for Leakage Power Reduction Through IVC in CMOS VLSI Digital Circuits

International Journal of Computer Applications
2014English

Estimation for Maximum Instantaneous Current Through Supply Lines for CMOS Circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2000English

A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits

English

Runtime Mechanisms for Leakage Current Reduction in CMOS VLSI Circuits

English

Estimating Power Dissipation in VLSI Circuits

IEEE Circuits and Devices Magazine
1994English

Adiabatic Logic Circuits for Low Power VLSI Applications

International Journal of Science and Research (IJSR)
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy