Background Digital Error Correction Technique for Pipelined Analog-Digital Converters

doi 10.1109/iscas.2001.921879