Robust Flip-Flop Against Soft Errors for Combinational and Sequential Logic Circuits

doi 10.7567/ssdm.2008.d-2-5
Full Text
Abstract

Available in full text

Date
Authors
Publisher

The Japan Society of Applied Physics

Related search

Mitigation of Soft Errors on 65NM Combinational Logic Gates via Buffer Gate

International Journal of VLSI Design & Communication Systems
2015English

"Flip Flop" Sandals.

BMJ
1967English

On the Use of Evolutionary Programming for Combinational Logic Circuits Design

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2014English

Power Estimation Methods for Sequential Logic Circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
1995English

Modeling and Mitigating Transient Errors in Logic Circuits

IEEE Transactions on Dependable and Secure Computing
Electronic EngineeringElectricalComputer Science
2011English

Bilayer Defects Facilitate DPPC Flip-Flop

Biophysical Journal
Biophysics
2017English

A Simple Flip-Flop Circuit

Journal of the Experimental Analysis of Behavior
Behavioral NeuroscienceExperimentalCognitive Psychology
1962English

Detection and Masking of Trojan Circuits in Sequential Logic

Vestnik Tomskogo Gosudarstvennogo Universiteta - Upravlenie, Vychislitel'naya Tekhnika i Informatika
Computer NetworksComputer Science ApplicationsInformation SystemsCommunications
2018English

Neutron-Induced Soft-Error Simulation Technology for Logic Circuits

2005English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy