Compact CPLD Board Designing and Implemented for Digital Clock

International Journal of Computer Applications
doi 10.5120/783-1108
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Foundation of Computer Science

Related search

Time-To-Digital Converter Implemented in Field-Programmable Gate Array Using a Multiphase Clock and Double State Measurements

Journal of the Institute of Electronics and Information Engineers
2014English

Designing Approximate Circuits Using Clock Overgating

2016English

Technique for Designing Accurate and Compact Takagi–Sugeno Fuzzy Systems

Proceedings of Tomsk State University of Control Systems and Radioelectronics
2016English

Fully Digital Clock Frequency Doubler

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2010English

Designing Compact and Robust Rocket Engine Components for Sustainable Space Exploration

2006English

All-Digital Clock and Data Recovery Architectures

English

Designing an EU Intervention Standard for Digital Platforms

SSRN Electronic Journal
2020English

Introduction to the Minitrack on Designing for Digital

2020English

Design and Development of Microcontroller Based Digital Bangla Clock

International Journal of Computer Theory and Engineering
2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy