The Design of Efficient Viterbi Decoder and Realization by FPGA

Modern Applied Science
doi 10.5539/mas.v6n11p44
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Canadian Center of Science and Education

Related search

An Efficient Low Power Viterbi Decoder Design Using T-Algorithm

International Journal of Computer Applications
2013English

Design of Asynchronous Viterbi Decoder Using Pipeline Architecture

International Journal for Research in Applied Science and Engineering Technology
2018English

Design and Simulation of a Low Power Viterbi Decoder Using Constraint Length Nine

International Journal of Computer Applications
2013English

Implementation of Reduced Memory Viterbi Decoder Using Verilog HDL

IOSR Journal of Electronics and Communication Engineering
2013English

Design of Soft VITERBI Algorithm Decoder Enhanced With Non-Transmittable Codewords for Storage Media

International Journal of Computer Science, Engineering and Applications
2017English

High Speed Low-Power Viterbi Decoder Using Trellis Code Modulation

International Journal of Computing Algorithm
2016English

Reversible Realization of Quaternary Decoder, Multiplexer, and Demultiplexer Circuits

Proceedings of The International Symposium on Multiple-Valued Logic
MathematicsComputer Science
2008English

A Tiling-Scheme Viterbi Decoder in Software Defined Radio for GPUs

2011English

The Architecture Development and Design Considerations of a High- Speed, Single Chip, CMOS Convolutional Decoder Based on a Modification of the Viterbi Algorithm.

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy