Fault Tolerance Structure of Radix 2 Signed Digital Adders

Information Technology Journal
doi 10.3923/itj.2012.1442.1448
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Science Alert

Related search

Fault Localization, Error Correction, and Graceful Degradation in Radix 2 Signed Digit-Based Adders

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2006English

Timing-Power Optimization for Mixed-Radix Ling Adders by Integer Linear Programming

2008English

Design of Fast Fault Tolerant Reversible Signed Multiplier

International Journal of the Physical Sciences
2012English

Scope of Reversible Engineering at Gate-Level : Fault - Tolerant Combinational Adders

International Journal of VLSI Design & Communication Systems
2012English

Measuring Masking Fault-Tolerance

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2019English

Fault Tolerance of Self-Organizing Maps

Neural Computing and Applications
Artificial IntelligenceSoftware
2018English

Design of Digital to Analog Converters With Arbitrary Radix

Circuits and Systems
2018English

Application-Aware Byzantine Fault Tolerance

2014English

Application-Layer Fault-Tolerance Protocols

2009English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy