A Novel Approach to Minimizing Reconfiguration Cost for LUT-based FPGAs

doi 10.1109/icvd.2005.25
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

IEEE Computer Soc