Amanote Research
Register
Sign In
A Fault-Tolerant Permutation Network Modulo Arithmetic Processor
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- United States
doi 10.1109/92.311640
Full Text
Open PDF
Abstract
Available in
full text
Categories
Hardware
Electronic Engineering
Electrical
Architecture
Software
Date
September 1, 1994
Authors
A.Y. Oruc
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Related search
Efficient SIMD Arithmetic Modulo a Mersenne Number
The Reconfigurable Arithmetic Processor
ACM SIGARCH Computer Architecture News
Achieving a Fault Tolerant and Reliable Cloud Data Center Network
Fault-Tolerant Adaptive Routing Algorithm for 2D Torus Network
Transactions on Networks and Communications
Fault Tolerant Packet-Switched Network Design and Its Sensitivity
IEEE Transactions on Reliability
Electronic Engineering
Risk
Reliability
Electrical
Safety
Quality
Formal Analysis of a Fault-Tolerant Routing Algorithm for a Network-On-Chip
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Reliable Energy Efficient Fault Tolerant Clustering in Wireless Sensor Network
Asian Journal of Scientific Research
Multidisciplinary
CORDIC Arithmetic for an SVD Processor
A Fault-Tolerant Cooperative Spectrum Sensing Algorithm Over Cognitive Radio Network Based on Wireless Sensor Network
Wireless Sensor Network
