Modelling and Optimization of Subthreshold Leakage Current in Low-Power, Silicon-Based, Complementary Metal Oxide Semiconductor (Cmos) Devices
International Journal of Engineering Applied Sciences and Technology
doi 10.33564/ijeast.2019.v04i06.044
Full Text
Open PDFAbstract
Available in full text
Date
December 1, 2019
Authors
Publisher
IJEAST