Amanote Research
Register
Sign In
Blind Chip-Rate Equalisation for DS-CDMA Downlink Receiver
doi 10.1109/acssc.2003.1292195
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
S. Weiss
M. Hadef
M. Konrad
M. Rupp
Publisher
IEEE
Related search
Adaptive Blind Multiuser DS-CDMA Downlink Equaliser
Electronics Letters
Electronic Engineering
Electrical
Distributed Parafac Based DS-CDMA Blind Receiver for Wireless Sensor Networks
Space-Time Chip Equalization for Maximum Diversity Space-Time Block Coded DS-CDMA Downlink Transmission
Eurasip Journal on Advances in Signal Processing
Hardware
Electronic Engineering
Signal Processing
Electrical
Architecture
A RAKE Receiver With Intracell Interference Cancellation for a DS-CDMA Synchronous Downlink With Orthogonal Codes
Iterative Multi-User Turbo-Code Receiver for DS-CDMA
Base Station 2-Dimensional Reconfigurable Receiver Architecture for DS-CDMA
Nonlinear Adaptive Blind Interference Cancellation for DS-CDMA Systems
A Joint Optimization Criterion for Blind DS-CDMA Detection
Eurasip Journal on Advances in Signal Processing
Hardware
Electronic Engineering
Signal Processing
Electrical
Architecture
Frequency-Domain Differential Detection and Equalisation of Differentially Encoded DS-CDMA Signals
Electronics Letters
Electronic Engineering
Electrical
