Amanote Research
Register
Sign In
VHDL Generation From SDL Specifications
doi 10.1007/978-0-387-35064-6_18
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 1997
Authors
Jean-Marc Daveau
Gilberto Fernandes Marchioro
Carlos Alberto Valderrama
Ahmed Amine Jerraya
Publisher
Springer US
Related search
Test Generation for Very High-Level Design Language (VHDL) Specifications Used in Avionics
Towards Testing SDL Specifications: Models and Fault Coverage for Concurrent Timers
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Computer-Aided Design of Fuzzy Systems Based on Generic VHDL Specifications
IEEE Transactions on Fuzzy Systems
Control
Systems Engineering
Applied Mathematics
Mathematics
Computational Theory
Artificial Intelligence
Test Generation Based on Symbolic Specifications
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
A Methodology for Automatic Generation of Executable Communication Specifications From Parallel MPI Applications
ACM Transactions on Parallel Computing
Mathematics
Simulation
Hardware
Computer Science Applications
Architecture
Modeling
Computational Theory
Software
Generation of a Function-Component-Parameter Multi-Domain Matrix From Structured Textual Function Specifications
Research in Engineering Design - Theory, Applications, and Concurrent Engineering
Industrial
Mechanical Engineering
Civil
Structural Engineering
Manufacturing Engineering
Architecture
A Specification Translation From Behavioral Specifications to Rewrite Specifications
IEICE Transactions on Information and Systems
Electronic Engineering
Pattern Recognition
Hardware
Computer Vision
Electrical
Architecture
Artificial Intelligence
Software
Real-Time Java API Specifications for High Coverage Test Generation
Automatic Testing From Formal Specifications
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
