Performance-Driven Architectural Synthesis for Distributed Register-File Microarchitecture With Inter-Island Delay

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences - Japan
doi 10.1587/transfun.e95.a.559
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

Platform-Based Resource Binding Using a Distributed Register-File Microarchitecture

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science ApplicationsComputer GraphicsComputer-Aided DesignSoftware
2006English

Demand-Driven Register File for Multithreaded Mobile GPUs

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2012English

Distributed File Organization With Scalable Cost/Performance

1994English

An ILP Formulation for Yield-Driven Architectural Synthesis

English

Register Packing: Exploiting Narrow-Width Operands for Reducing Register File Pressure

English

Optimizing Instruction Scheduling and Register Allocation for Register-File-Connected Clustered VLIW Architectures

The Scientific World Journal
BiochemistryMedicineGeneticsMolecular BiologyEnvironmental Science
2013English

The Delay Region for P2P File Transfer

2009English

A Performance-Driven Approach for Restructuring Distributed Object-Oriented Software

Journal of Software Engineering and Applications
2009English

Exploiting Existing Copies in Register File for Soft Error Correction

IEEE Computer Architecture Letters
HardwareArchitecture
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy