A Quantitative Comparison of Reconfigurable, Tiled, and Conventional Architectures on Bit-Level Computation

doi 10.1109/fccm.2004.7
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

IEEE

Related search

An Efficient Computation Model for Coarse Grained Reconfigurable Architectures and Its Applications to a Reconfigurable Computer

2010English

High-Level Programming of Coarse-Grained Reconfigurable Architectures

2009English

Multi-Level Reconfigurable Architectures in the Switch Model

2006English

A Model of Computation for Bit-Level Concurrent Computing and Programming: APEC

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2008English

Evaluating Memory Architectures for Media Applications on Coarse-Grained Reconfigurable Architectures

International Journal of Embedded Systems
HardwareArchitectureSoftware
2008English

Quantitative Comparison of Conventional and T-Sne-Guided Gating Analyses

Frontiers in Immunology
AllergyImmunology
2019English

Optimizing a Reconfigurable Material via Evolutionary Computation

Physical Review E
2015English

Hardware Supported Task Scheduling on Dynamically Reconfigurable SoC Architectures

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2008English

Still Image Processing on Coarse-Grained Reconfigurable Array Architectures

Journal of Signal Processing Systems
ControlSystems EngineeringInformation SystemsSignal ProcessingSimulationHardwareArchitectureModelingTheoretical Computer Science
2008English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy