YodaNN: An Architecture for Ultra-Low Power Binary-Weight CNN Acceleration

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States
doi 10.1109/tcad.2017.2682138
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Towards an Ultra-Low-Power Architecture Using Single-Electron Tunneling Transistors

Proceedings - Design Automation Conference
ControlSystems EngineeringElectronic EngineeringSimulationHardwareComputer Science ApplicationsElectricalArchitectureModeling
2007English

Inexact-Aware Architecture Design for Ultra-Low Power Bio-Signal Analysis

IET Computers and Digital Techniques
HardwareElectronic EngineeringElectricalArchitectureSoftware
2016English

Modular Architecture for Ultra Low Power Switched-Capacitor DC-DC Converters

2012English

Multi-Core Architecture Design for Ultra-Low-Power Wearable Health Monitoring Systems

2012English

Snake: An Asynchronous Pipeline for Ultra-Low-Power Applications

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2019English

Towards a Pattern-Based System Architecture for a Low Power, Low Cost Ultra-Light Aircraft Flight Controller

Software Engineering (Science Publishing Group)
2019English

Hyperdrive: A Multi-Chip Systolically Scalable Binary-Weight CNN Inference Engine

IEEE Journal on Emerging and Selected Topics in Circuits and Systems
Electronic EngineeringElectrical
2019English

An Ultra Low-Power Low-Voltage Programmable Frequency Divider for PLL Frequency Synthesizer

2018English

An Ultra-Low-Power Programmable Analog Bionic Ear Processor

IEEE Transactions on Biomedical Engineering
Biomedical Engineering
2005English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy