Clustered Networks-On-Chip: Simulation and Performance Evaluation

International Journal of Computing and Digital Systems - Bahrain
doi 10.12785/ijcds/060201
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Deanship of Scientific Research

Related search

Networks-On-Chip Architecture Customization Using Network Partitioning: A System-Level Performance Evaluation

International Journal of Computing and Digital Systems
Computer GraphicsHuman-Computer InteractionComputer NetworksCommunicationsInformation SystemsComputer-Aided DesignInnovationManagement of TechnologyArtificial Intelligence
2015English

ATAC: Improving Performance and Programmability With On-Chip Optical Networks

2010English

Parallel Algorithms for Simulation and Optimization of On-Chip Power Grid Networks

English

Achievable Capacity Design for Irregular and Clustered High Performance Mesh Networks

Lecture Notes of the Institute for Computer Sciences, Social-Informatics and Telecommunications Engineering
Computer NetworksCommunications
2013English

Performance Evaluation of CDMA Router for Network-On-Chip

International Journal of VLSI Design & Communication Systems
2012English

Service-Based Design of Systems on Chip and Networks on Chip

Dynamic and Robust Streaming in and between Connected Consumer-Electronic Devices
2005English

An Evaluation of an Integrated on-Chip/Off-Chip Network for High-Performance Reconfigurable Computing

International Journal of Reconfigurable Computing
HardwareArchitecture
2012English

Joint Consideration of Fault-Tolerance, Energy-Efficiency and Performance in On-Chip Networks

2007English

Photonic Networks-On-Chip for Future Generations of Chip Multiprocessors

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2008English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy