Amanote Research
Register
Sign In
Optimization of FinFET-Based Gain Cells for Low Power Sub-Vt Embedded DRAMs
Journal of Low Power Electronics
- United States
doi 10.1166/jolpe.2018.1563
Full Text
Open PDF
Abstract
Available in
full text
Categories
Electronic Engineering
Electrical
Date
June 1, 2018
Authors
E. Amat
A. Calomarde
R. Canal
A. Rubio
Publisher
American Scientific Publishers
Related search
Design and Analysis of Multi Vt and Variable Vt Based Pipelined Adder for Low Power Applications
International Journal of VLSI Design & Communication Systems
An Ultra-Low-Power Application-Specific Processor With Sub-Vt Memories for Compressed Sensing
IFIP Advances in Information and Communication Technology
Computer Networks
Information Systems
Management
Communications
Embedded Power Supply for Low-Power DSP
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
A Novel Approach for Estimation and Optimization of Memory in Low Power Embedded Systems
International Journal of Computer Theory and Engineering
Efficient Online and Offline Testing of Embedded DRAMs
IEEE Transactions on Computers
Hardware
Architecture
Mathematics
Computational Theory
Theoretical Computer Science
Software
Sub-50 Nm P-Channel FinFET
IEEE Transactions on Electron Devices
Electronic Engineering
Optical
Electrical
Magnetic Materials
Electronic
Embedded Optimization-Based Controllers for Industrial Processes
An Optimization Technique for Low-Energy Embedded Memory Systems
IPSJ Transactions on System LSI Design Methodology
Electronic Engineering
Computer Science Applications
Electrical
Design of 3T Gain Cell for Ultra Low Power Applications
International Journal for Research in Applied Science and Engineering Technology
