An Optimization Technique for Low-Energy Embedded Memory Systems

IPSJ Transactions on System LSI Design Methodology- Japan

doi 10.2197/ipsjtsldm.2.239

Full Text

Abstract

Available in

Categories

Electronic Engineering

Computer Science Applications

Date

January 1, 2009

Authors

Tadayuki Matsumura

Publisher

Information Processing Society of Japan

Related search

A Novel Approach for Estimation and Optimization of Memory in Low Power Embedded Systems

International Journal of Computer Theory and Engineering

English

Thermal vs Energy Optimization for DVFS-Enabled Processors in Embedded Systems

English

Energy Optimization by Software Prefetching for Task Granularity in GPU-based Embedded Systems

IEEE Transactions on Industrial Electronics

Systems Engineering

Computer Science Applications

Electronic Engineering

English

Software Transactional Memory for Multicore Embedded Systems

ACM SIGPLAN Notices

Computer Science

English

Memory Security Management for Reconfigurable Embedded Systems

English

An Optimization Framework for Dynamic Hybrid Energy Systems

English

Task Allocation Optimization for Multicore Embedded Systems

English

Compiler-Directed Scratch Pad Memory Optimization for Embedded Multiprocessors

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Electronic Engineering

English

An Accelerated Datapath Width Optimization Scheme for Area Reduction of Embedded Systems

English