Amanote Research

Amanote Research

    RegisterSign In

Design to Achieve Fault Tolerance and Resilience

doi 10.2172/1057690
Full Text
Open PDF
Abstract

Available in full text

Date

September 1, 2012

Authors

Unknown

Publisher

Office of Scientific and Technical Information (OSTI)


Related search

Design Approach for Fault Tolerance in FPGA Architecture

International Journal of VLSI Design & Communication Systems
2011English

Design and Evaluation of Fault Tolerance in Opto-Electronic Computing

1993English

Understanding Disease Tolerance and Resilience

PLoS Biology
ImmunologyMolecular BiologyGeneticsBiochemistryMicrobiology Biological SciencesAgriculturalNeuroscience
2016English

SEDC-Based Hardware-Level Fault Tolerance and Fault Secure Checker Design for Big Data and Cloud Computing

Scientific Programming
Computer Science ApplicationsSoftware
2018English

An Integrated Analysis of Resilience: How to Achieve Positive Outgrowths

English

Measuring Masking Fault-Tolerance

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2019English

Artificial Intelligence Algorithmic Based Fault Tolerance With OLC Codes for Parallel Fault Detection and Correction FFT Soc Design

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

The Design and Implementation of Checkpoint/Restart Process Fault Tolerance for Open MPI

2007English

Phenomena-Based Process Synthesis and Design to Achieve Process Intensification

11th International Symposium on Process Systems Engineering
2012English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy