Design Approach for Fault Tolerance in FPGA Architecture

International Journal of VLSI Design & Communication Systems
doi 10.5121/vlsic.2011.2108
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Academy and Industry Research Collaboration Center (AIRCC)

Related search

Architecture-Level Fault-Tolerance for Biomedical Implants

2012English

The MAFT Architecture for Distributed Fault Tolerance

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
1988English

A Migration Approach for Fault Tolerance in Cloud Computing

International Journal of Grid and High Performance Computing
Computer NetworksCommunications
2014English

Architecture of an Asynchronous FPGA for Handshake-Component-Based Design

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2013English

Design of Hybrid LUT/MUX FPGA Logic Architecture for Size Reduction and Performance Improvement in FPGA

International Journal of Innovative Technology and Exploring Engineering
Mechanics of MaterialsElectronic EngineeringCivilStructural EngineeringElectricalComputer Science
2019English

A FPGA-based Implementation of a Fault-Tolerant Neural Architecture for Photon Identification

1997English

Design to Achieve Fault Tolerance and Resilience

2012English

Fpga Based Highly Reliable Fault Tolerant Approach for Network on Chip(noc)

International Journal of Research in Engineering and Technology
2014English

A Novel Approach for Fault Tolerance in Ad-Hoc on Demand Protocol

International Journal of Computer Applications
2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy