Amanote Research
Register
Sign In
Scalability of Network-On-Chip Communication Architecture for 3-D Meshes
doi 10.1109/nocs.2009.5071459
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2009
Authors
Awet Yemane Weldezion
Matt Grange
Dinesh Pamunuwa
Zhonghai Lu
Axel Jantsch
Roshan Weerasekera
Hannu Tenhunen
Publisher
IEEE
Related search
FPGA Implementation of Network-On-Chip Router Architecture for Multicore-SoC Communication Paradigm
International Journal of Advance Engineering and Research Development
Design of Adaptive Communication Channel Buffers for Low-Power Area-Efficient Network-On-Chip Architecture
Research on Satellite Communication Network Based on PCC Architecture
Reconfigurable On-Chip Communication Link for Efficient Communication
International Journal of Engineering and Technology(UAE)
Architecture
Hardware
Engineering
Chemical Engineering
Biotechnology
Environmental Engineering
Computer Science
Formal Specification and Verification of Communication in Network-On-Chip: An Overview
International Journal of Recent Contributions from Engineering, Science & IT (iJES)
Self-Calibrating Source Synchronous Communication for Delay Variation Tolerant GALS Network-On-Chip Design
International Journal of Embedded and Real-Time Communication Systems
Computer Science
A New Cross-By-Pass-Torus Architecture Based on CBP-Mesh and Torus Interconnection for On-Chip Communication
PLoS ONE
Multidisciplinary
3-D ICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-On-Chip Integration
Proceedings of the IEEE
Electronic Engineering
Electrical
Computer Science
Networks-On-Chip Architecture Customization Using Network Partitioning: A System-Level Performance Evaluation
International Journal of Computing and Digital Systems
Computer Graphics
Human-Computer Interaction
Computer Networks
Communications
Information Systems
Computer-Aided Design
Innovation
Management of Technology
Artificial Intelligence
