FPGA Implementation of Network-On-Chip Router Architecture for Multicore-SoC Communication Paradigm

International Journal of Advance Engineering and Research Development
doi 10.21090/ijaerd.01038
Full Text
Abstract

Available in full text

Date
Authors

Unknown

Publisher

International Journal of Advance Engineering and Research Development (IJAERD)

Related search

AOCR: Adaptive on Chip Router Algorithm for Multicore Domain Controller Platform

International Journal of Engineering and Technology(UAE)
ArchitectureHardwareEngineeringChemical EngineeringBiotechnologyEnvironmental EngineeringComputer Science
2018English

Performance Evaluation of CDMA Router for Network-On-Chip

International Journal of VLSI Design & Communication Systems
2012English

Design and Implementation of a Network on Chip Using FPGA(English)

AL-Rafdain Engineering Journal (AREJ)
2013English

Scalability of Network-On-Chip Communication Architecture for 3-D Meshes

2009English

On-Chip Bus Architecture Optimization for Multi-Core SoC Systems

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2007English

Design of Priority Based Reconfigurable Router in Network on Chip

Informacije MIDEM
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2020English

Analysis of a Tandem Network Model of a Single-Router Network-On-Chip

Annals of Operations Research
Management ScienceDecision SciencesOperations Research
2008English

A Novel Dimensionally-Decomposed Router for On-Chip Communication in 3D Architectures

2007English

Design of Adaptive Communication Channel Buffers for Low-Power Area-Efficient Network-On-Chip Architecture

2007English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy