A Technique for Reducing Power Consumption by Test Vector Ordering

doi 10.14257/astl.2016.137.03
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Science & Engineering Research Support soCiety

Related search

Reducing MOSFET 1/F Noise and Power Consumption by Switched Biasing

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2000English

Reducing Engergy Consumption in Programs Using Cohesion Technique

International Journal of Computer Theory and Engineering
2013English

An Integrated Technique for Test Vector Selection and Test Scheduling Under Test Time Constraint

English

Reducing Disk Power Consumption in Servers With DRPM

Computer
Computer Science
2003English

Power Consumption for Crushing by a Screen Mill.

Kagaku Kogaku Ronbunshu
ChemistryChemical Engineering
1987English

Direct-To-Chip Liquid Cooling for Reducing Power Consumption in a Subarctic Supercomputer Centre

International Journal of High Performance Computing and Networking
HardwareComputer NetworksSoftwareArchitectureCommunications
2016English

Toward Power Consumption in Wireless Sensor Networks Routing Technique

International Journal of Networking and Virtual Organisations
Information SystemsComputer NetworksStrategyCommunicationsComputer Science ApplicationsManagement
2013English

Power Consumption by Video Applications

2014English

Minimizing Power Consumption in CMOS Full Subtractor Using SVL Technique

International Journal of Computer Applications
2015English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy