Mapping a Sensor Interface and a Reconfigurable Communication System to an FPGA Core

Sensor Letters - United States
doi 10.1166/sl.2005.022
Full Text
Abstract

Available in full text

Date
Authors
Publisher

American Scientific Publishers

Related search

A Secure Content Delivery System Based on a Partially Reconfigurable FPGA

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2008English

Reconfigurable Fpga Based Soft-Core Processor for Simd Applications

Asian Journal of Pharmaceutical and Clinical Research
PharmacologyPharmaceutical Science
2017English

Novel Method to Reduce Inter Core Communication in a Multi Core System

International Journal of Computer Applications
2016English

LCC-LSB-FPGA Stego-A Reconfigurable Security

Journal of Applied Sciences
2014English

Implementation of a Bit Error Rate Tester of a Wireless Communication System on an Fpga

International Journal of Research in Engineering and Technology
2014English

An FPGA-Based Dynamically Reconfigurable Platform: From Concept to Realization

2006English

A Multi-Fpga Rapid Prototyping System With the Reusable AES Core

Information Technology Journal
2005English

A Cost-Effective Sensor System to Train Light Weight Juggling Using an Interactive Virtual Reality Interface

BIO Web of Conferences
2011English

A Bitstream Reconfigurable FPGA Implementation of the WSAT Algorithm

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2001English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy