Background Digital Calibration of Comparator Offsets in Pipeline ADCs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - United States
doi 10.1109/tvlsi.2014.2335233
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Digital Calibration Incorporating Redundancy of Flash Adcs

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
2003English

A Channel Multiplexing Digital Calibration Technique for Timing Mismatch of Time-Interleaved ADCs

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2019English

Bandwidth Enhancement to Continuous-Time Input Pipeline ADCs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2018English

A Digital Background Calibration Technique for Successive Approximation Register Analog-To-Digital Converter

Journal of Computer and Communications
2013English

A Digital Self-Calibration Algorithm for ADCs Based on Histogram Test Using Low-Linearity Input Signals

English

A 14-B 500 MSPS Time-Interleaved Analog-To-Digital Converter With Digital Background Calibration

2015English

Dynamic Calibration of Undersampled Pipelined ADCs by Frequency Domain Filtering

IEEE Transactions on Instrumentation and Measurement
Electronic EngineeringElectricalInstrumentation
2013English

A Digital Background Calibration Technique for SAR ADC Based on Capacitor Swapping

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2014English

A Generic Foreground Calibration Algorithm for ADCs With Nonlinear Impairments

IEEE Transactions on Circuits and Systems I: Regular Papers
Electronic EngineeringElectrical
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy