A Digital Background Calibration Technique for SAR ADC Based on Capacitor Swapping

IEICE Electronics Express - Japan
doi 10.1587/elex.11.20140325
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

A 6 mW 325 MS/s 8 Bit SAR ADC With Background Offset Calibration

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2017English

Merged Capacitor Switching Based SAR ADC With Highest Switching Energy-Efficiency

Electronics Letters
Electronic EngineeringElectrical
2010English

A Digital Background Calibration Technique for Successive Approximation Register Analog-To-Digital Converter

Journal of Computer and Communications
2013English

A 46 $\Mu \Text{W}$ 13 B 6.4 MS/s SAR ADC With Background Mismatch and Offset Calibration

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
2017English

Delta-Sigma ADC Based on Switched-Capacitor Integrator With FIR Filter Structure

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Electronic EngineeringComputer GraphicsSignal ProcessingApplied MathematicsElectricalComputer-Aided Design
2019English

Background Digital Error Correction Technique for Pipelined Analog-Digital Converters

English

Calibrated 10 B 28 Nm CMOS SAR ADC Based on Integer-Based Split Capacitors

Electronics Letters
Electronic EngineeringElectrical
2018English

Ultra-Low Energy Switching Scheme for SAR ADC

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2015English

Design, Optimization and Calibration of an HFB-based ADC

2011English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy