Amanote Research

Amanote Research

    RegisterSign In

A 1-Change-In-4 Delay-Insensitive Interchip Link

doi 10.1109/iscas.2010.5537933
Full Text
Open PDF
Abstract

Available in full text

Date

May 1, 2010

Authors
Anand ChandrasekaranKwabena Boahen
Publisher

IEEE


Related search

Quasi-Delay-Insensitive Circuits Are Turing-Complete

1995English

Calcium/Calmodulin Inhibition of theArabidopsisBRASSINOSTEROID-INSENSITIVE 1 Receptor Kinase Provides a Possible Link Between Calcium and Brassinosteroid Signalling

Biochemical Journal
BiochemistryCell BiologyMolecular Biology
2012English

Design and Performance Analysis of Delay Insensitive Multi-Ring Structures

English

Screening for Developmental Delay Among Children Aged 1-4 Years: A Systematic Review

CMAJ Open
2016English

Phased Logic: Supporting the Synchronous Design Paradigm With Delay-Insensitive Circuitry

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
1996English

Tactical Data Link – From Link 1 to Link 22

Scientific Bulletin of Naval Academy
2016English

Alzheimer’s Disease Delay: Link to Good Physical Function?

Expert Review of Neurotherapeutics
NeuroscienceNeurologyPharmacology
2006English

Structural Elucidation of a Novel DNA-DNA Cross-Link of 1, 2, 3, 4-Diepoxybutane

English

Continuity of the Effective Delay Operator for Networks Based on the Link Delay Model

Networks and Spatial Economics
Computer NetworksSoftwareArtificial IntelligenceCommunications
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy