Phased Logic: Supporting the Synchronous Design Paradigm With Delay-Insensitive Circuitry

IEEE Transactions on Computers - United States
doi 10.1109/12.537126
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Design and Performance Analysis of Delay Insensitive Multi-Ring Structures

English

A Temperature-Insensitive Self-Recharging Circuitry Used in DRAMs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2005English

A Coarse-Grain Phased Logic CPU

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2005English

Termination of Logic Programs With Delay Declarations

The Journal of Logic Programming
1999English

Quasi-Delay-Insensitive Circuits Are Turing-Complete

1995English

SpecSyn: An Environment Supporting the Specify-Explore-Refine Paradigm for Hardware/Software System Design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
1998English

A Notation for Designing Restoring Logic Circuitry in CMOS

Microelectronics Journal
1982English

Strategic Paradigm of Supporting Students With Disabilities: Social-Pedagogical Aspect

Pedagogical Review
2017English

Self-Calibrating Source Synchronous Communication for Delay Variation Tolerant GALS Network-On-Chip Design

International Journal of Embedded and Real-Time Communication Systems
Computer Science
2011English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy