Amanote Research

Amanote Research

    RegisterSign In

Fault Tolerant Onboard Packet Switch Architecture for Communication Satellites - Shared Memory Per Beam Approach

doi 10.2514/6.1994-1101
Full Text
Open PDF
Abstract

Available in full text

Date

February 28, 1994

Authors
Mary ShalkhauserJorge QuintanaNitin Soni
Publisher

American Institute of Aeronautics and Astronautics


Related search

Online Fault-Tolerant Onboard Aeroengine Model Tuning Structure

International Journal of Aerospace Engineering
Aerospace Engineering
2016English

Fault-Tolerant Wait-Free Shared Objects

Journal of the ACM
ControlSystems EngineeringInformation SystemsHardwareArchitectureArtificial IntelligenceSoftware
1998English

A Communication Framework for Fault-Tolerant Parallel Execution

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2010English

On Communication Support for Fault Tolerant Process Groups

1986English

A Computer Simulation Facility for Packet Communication Architecture

ACM SIGARCH Computer Architecture News
1976English

Fault Tolerant Packet-Switched Network Design and Its Sensitivity

IEEE Transactions on Reliability
Electronic EngineeringRiskReliabilityElectricalSafetyQuality
1991English

BulletProof: A Defect~Tolerant CMP Switch Architecture

English

An Optical Packet Switch Employing Shared Tunable Parametric Wavelength Converters

2008English

Fault Tolerant Nano-Memory With Fault Secure Encoder and Decoder

2007English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy