Amanote Research

Amanote Research

    RegisterSign In

Validating Timed UML Models by Simulation and Verification

International Journal on Software Tools for Technology Transfer - Germany
doi 10.1007/s10009-005-0205-x
Full Text
Open PDF
Abstract

Available in full text

Categories
Information SystemsSoftware
Date

December 23, 2005

Authors
Iulian OberSusanne GrafIleana Ober
Publisher

Springer Science and Business Media LLC


Related search

Validating UML Simulation Models With Model-Level Unit Tests

2010English

Verifying and Validating Simulation Models

2014English

Verification and Validation of Simulation Models

European Journal of Operational Research
Information SystemsSimulationManagement ScienceManagementComputer ScienceModelingOperations Research
1995English

Validation and Verification of Simulation Models

1999English

Model Checking Timed UML State Machines and Collaborations

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2002English

Filmstripping and Unrolling: A Comparison of Verification Approaches for UML and OCL Behavioral Models

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2014English

A Formal Semantics of UML StateCharts by Means of Timed Petri Nets

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2005English

Automatic Verification of Timed Circuits

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
1994English

Modelling and Verification of Timed Interaction and Migration

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy