Automatic Verification of Timed Circuits

Lecture Notes in Computer Science - Germany
doi 10.1007/3-540-58179-0_76
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Springer Berlin Heidelberg

Related search

Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits

1989English

Drafting in Self-Timed Circuits

2000English

Timed Circuit Verification Using TEL Structures

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2001English

Verification of Networks of Timed Automata Using mCRL2

2008 IEEE International Symposium on Parallel and Distributed Processing
2008English

Modelling and Verification of Timed Interaction and Migration

English

Automatic Palmprint Verification

International Journal of Image and Graphics
Computer Science ApplicationsPattern RecognitionComputer VisionComputer GraphicsComputer-Aided Design
2001English

Validating Timed UML Models by Simulation and Verification

International Journal on Software Tools for Technology Transfer
Information SystemsSoftware
2005English

Using Backward Induction Techniques in (Timed) Security Protocols Verification

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2013English

Automatic Compilation of Data-Driven Circuits

2008English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy