Amanote Research

Amanote Research

    RegisterSign In

Design and Analysis of Low Power Analog to Digital Converter Using CMOS Technology

IARJSET
doi 10.17148/iarjset.2017.4411
Full Text
Open PDF
Abstract

Available in full text

Date

April 15, 2017

Authors
Chaitali D. GulhaneProf. Gumble P.R.
Publisher

Tejass Publisheers


Related search

Low Power Folding and Interpolating Analog to Digital Converter Using 180nm Technology

International Journal of Advance Engineering and Research Development
2014English

A Review on Pipe Line Analog to Digital Converter Using 0.18µm CMOS Technology

International Journal of Computer Applications
2017English

Design of a Low-Power CMOS Operational Amplifier With Common-Mode Feedback for Pipeline Analog-To-Digital Converter Applications

Turkish Journal of Electrical Engineering and Computer Sciences
Electronic EngineeringElectricalComputer Science
2017English

Ultra Low Power Analog to Digital Converter for Biomedical Applications

English

Design and Analysis of Analog to Digital Converter System Clock Source Using Direct Digital Synthesizer

2019English

Design a Low Power Half-Subtractor Using .90µm CMOS Technology

IOSR journal of VLSI and Signal Processing
2013English

CMOS Low Power Cell Library for Digital Design

International Journal of VLSI Design & Communication Systems
2013English

A CMOS Ratio-Independent and Gain-Insensitive Algorithmic Analog-To-Digital Converter

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
1996English

Analog to Digital Converter

2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy