Design a Low Power Half-Subtractor Using .90µm CMOS Technology

IOSR journal of VLSI and Signal Processing
doi 10.9790/4200-0235156
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IOSR Journals

Related search

A Novel Design of SET-CMOS Half Subtractor and Full Subtractor

International Journal of Computer Applications
2015English

Delay Analysis of Half Subtractor Using CMOS and Pass Transistor Logic

International Journal of Computer Applications
2016English

Design of Low Power SAR ADC for ECG Using 45nm CMOS Technology

International Journal of VLSI Design & Communication Systems
2017English

Minimizing Power Consumption in CMOS Full Subtractor Using SVL Technique

International Journal of Computer Applications
2015English

Design and Analysis of Low Power Analog to Digital Converter Using CMOS Technology

IARJSET
2017English

Design of High-Speed Low-Power Two Level Voltage Converters Using Multi-VTH CMOS Technology

International Journal of Computer Applications
2013English

High Performance Low Leakage Power Full Subtractor Circuit Design Using Rate Sensing Keeper

International Journal of Research in Engineering and Technology
2014English

A Novel Low Power Adder-Subtractor Using Efficient XOR Gates

Journal of Applied Sciences
2014English

Area Efficient Full Subtractor Based on Static 125nm CMOS Technology

International Journal of Trend in Scientific Research and Development
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy