Design Methodology for Robust and Fault-Tolerant Control of a Microprehensile Microrobot-On-Chip

IFAC Proceedings Volumes
doi 10.3182/20080706-5-kr-1001.02002
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Elsevier BV

Related search

Timing-Error-Tolerant Network-On-Chip Design Methodology

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2007English

Fault Tolerant Control Design for Switched Systems

IFAC Proceedings Volumes
2006English

A Design Method for Fault Reconfiguration and Fault-Tolerant Control of a Servo Motor

Mathematical Problems in Engineering
MathematicsEngineering
2013English

Integrated Fault Diagnosis and Robust Safe-Parking for Fault-Tolerant Control of Nonlinear Systems

2011English

Fault Tolerant Control Design for Polytopic LPV Systems

International Journal of Applied Mathematics and Computer Science
EngineeringComputer ScienceApplied Mathematics
2007English

LPV Design of Fault-Tolerant Control for Road Vehicles

2010English

Reconciling Fault-Tolerant Distributed Computing and Systems-On-Chip

Distributed Computing
Computer NetworksHardwareCommunicationsArchitectureComputational TheoryMathematicsTheoretical Computer Science
2011English

Formal Analysis of a Fault-Tolerant Routing Algorithm for a Network-On-Chip

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2014English

Low Cost Fault-Tolerant Routing Algorithm for Networks-On-Chip

Microprocessors and Microsystems
Computer NetworksHardwareCommunicationsArchitectureArtificial IntelligenceSoftware
2015English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy