Timing-Error-Tolerant Network-On-Chip Design Methodology
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States
doi 10.1109/tcad.2007.891371
Full Text
Open PDFAbstract
Available in full text
Date
July 1, 2007
Authors
Publisher
Institute of Electrical and Electronics Engineers (IEEE)