Amanote Research
Register
Sign In
Energy-Aware Fetch Mechanism: Trace Cache and BTB Customization
doi 10.1109/lpe.2005.195483
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2005
Authors
D. Chaver
M.A. Rojas
L. Pinuel
M. Prieto
F. Tirado
M.C. Huang
Publisher
IEEE
Related search
Evaluating Trace Cache Energy Efficiency
Transactions on Architecture and Code Optimization
Hardware
Information Systems
Architecture
Software
Energy Reduction of BTB by Focusing on Number of Branches Per Cache Line
Journal of Information Processing
An Energy Aware Strategy for Distributed Cache Discovery With Stale Page Reduction
International Journal of Innovative Technology and Exploring Engineering
Mechanics of Materials
Electronic Engineering
Civil
Structural Engineering
Electrical
Computer Science
Optimising Long-Latency-Load-Aware Fetch Policies for SMT Processors
International Journal of High Performance Computing and Networking
Hardware
Computer Networks
Software
Architecture
Communications
Checkpoint Aware Hybrid Cache Architecture for NV Processor in Energy Harvesting Powered Systems
Cache-Hierarchy Contention-Aware Scheduling in CMPs
IEEE Transactions on Parallel and Distributed Systems
Hardware
Computational Theory
Signal Processing
Architecture
Mathematics
Frequency-Based NCQ-aware Disk Cache Algorithm
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
Semantics-Aware Trace Analysis
ACM SIGPLAN Notices
Computer Science
SEVA: A Soft-Error- And Variation-Aware Cache Architecture
