Amanote Research
Register
Sign In
SEVA: A Soft-Error- And Variation-Aware Cache Architecture
doi 10.1109/prdc.2006.56
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2006
Authors
Luong Hung
Masahiro Goshima
Shuichi Sakai
Publisher
IEEE
Related search
Cache-Aware Virtual Machine Scheduling on Multi-Core Architecture
IEICE Transactions on Information and Systems
Electronic Engineering
Pattern Recognition
Hardware
Computer Vision
Electrical
Architecture
Artificial Intelligence
Software
Checkpoint Aware Hybrid Cache Architecture for NV Processor in Energy Harvesting Powered Systems
DCC: A Dependable Cache Coherence Multicore Architecture
IEEE Computer Architecture Letters
Hardware
Architecture
A Cache-Aware Performance Prediction Framework for GPGPU Computations
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
A Reconfigurable Cache Architecture for Energy Efficiency
Cache-Hierarchy Contention-Aware Scheduling in CMPs
IEEE Transactions on Parallel and Distributed Systems
Hardware
Computational Theory
Signal Processing
Architecture
Mathematics
Frequency-Based NCQ-aware Disk Cache Algorithm
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
A Cache-Aware Routing Scheme for Information-Centric Networks
Energy-Aware Fetch Mechanism: Trace Cache and BTB Customization
