Amanote Research
Register
Sign In
Low Computation Cycle and High Speed Recursive DFT/IDFT: VLSI Algorithm and Architecture
doi 10.1109/sips.2005.1579933
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
Unknown
Publisher
IEEE
Related search
Rsa Encryption Using Vlsi Architecture for High Speed Applications
International Journal of Advances in Signal and Image Sciences
A High-Speed Algorithm for Computation of Fractional Differentiation and Fractional Integration
Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences
Mathematics
Engineering
Astronomy
Physics
Optimization of High-Speed VLSI Interconnects.
Sensitivity Analysis and Optimization of High-Speed VLSI Interconnects.
Chip Architecture for Data Sorting Using Recursive Algorithm
Journal of Technology Management for Growing Economies
Efficient VLSI Architecture for Modified Blowfish Algorithm for Military Applications
International Journal for Research in Applied Science and Engineering Technology
A High-Speed Link Layer Architecture for Low Latency and Memory Cost Reduction
Computer Journal
Computer Science
Trellis-Search Based Soft-Input Soft-Output MIMO Detector: Algorithm and VLSI Architecture
IEEE Transactions on Signal Processing
Electronic Engineering
Signal Processing
Electrical
Analysis of Interconnection Delay and Crosstalk in High-Speed VLSI Systems.
