A High-Speed Link Layer Architecture for Low Latency and Memory Cost Reduction

Computer Journal - United Kingdom
doi 10.1093/comjnl/bxm032
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Oxford University Press (OUP)

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy