Amanote Research
Register
Sign In
A High-Speed Link Layer Architecture for Low Latency and Memory Cost Reduction
Computer Journal
- United Kingdom
doi 10.1093/comjnl/bxm032
Full Text
Open PDF
Abstract
Available in
full text
Categories
Computer Science
Date
June 22, 2007
Authors
J. Lee
H.-J. Lee
C. Lee
Publisher
Oxford University Press (OUP)
Related search
A Flexible High-Bandwidth Low-Latency Multi-Port Memory Controller
Vietnam Journal of Science and Technology
High-Speed Single-Electron Memory: Cell Design and Architecture
A Performance Model for the Link-Transport Layer Serving XTP in a High Speed Network
Low Power High Speed Ternary Content Addressable Memory
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
A Low Cost High Speed FPGA-Based Image Processing Framework
International Journal of Modern Education and Computer Science
Physical Layer Security for Ultra-Reliable and Low-Latency Communications
IEEE Wireless Communications
Electronic Engineering
Computer Science Applications
Electrical
Evaluation of High Speed and Low Memory Parallel Prefix Adders
IOSR Journal of Electrical and Electronics Engineering
High‐Speed Deterministic‐Latency Serial IO
Interconnect Enhancements for a High-Speed PLD Architecture
