Performance Modeling of Multithreaded Programs for Mobile Asymmetric Chip Multiprocessors

doi 10.1109/hpcc-css-icess.2015.151

Full Text

Abstract

Available in

Date

Authors

Publisher

IEEE

Related search

System-Level Energy Modeling for Heterogeneous Reconfigurable Chip Multiprocessors

2006English

Best Speed Fit EDF Scheduling for Performance Asymmetric Multiprocessors

Mathematical Problems in Engineering
MathematicsEngineering
2017English

Photonic Networks-On-Chip for Future Generations of Chip Multiprocessors

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2008English

Cooperative Empirical Failure Avoidance for Multithreaded Programs

ACM SIGPLAN Notices
Computer Science
2013English

Optimizing Array-Intensive Applications for On-Chip Multiprocessors

IEEE Transactions on Parallel and Distributed Systems
HardwareComputational TheorySignal ProcessingArchitectureMathematics
2005English

Author Retrospective for Cooperative Cache Partitioning for Chip Multiprocessors

2014English

Permission-Based Separation Logic for Multithreaded Java Programs

Logical Methods in Computer Science
Computer ScienceTheoretical Computer Science
2015English

Online Power-Performance Adaptation of Multithreaded Programs Using Hardware Event-Based Prediction

2006English

Software-Hardware Cooperative DRAM Bank Partitioning for Chip Multiprocessors

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy