System-Level Energy Modeling for Heterogeneous Reconfigurable Chip Multiprocessors

doi 10.1109/iccd.2006.4380849
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Performance Modeling of Multithreaded Programs for Mobile Asymmetric Chip Multiprocessors

2015English

Adaptive Zone-Aware Multi-Bank on Chip Last Level L2 Cache Partitioning for Chip Multiprocessors

International Journal of Computer Applications
2010English

A Framework for Dynamic Resource Assignment and Scheduling on Reconfigurable Mixed-Mode On-Chip Multiprocessors

English

Energy-Aware Computation Duplication for Improving Reliability in Embedded Chip Multiprocessors

2006English

Photonic Networks-On-Chip for Future Generations of Chip Multiprocessors

IEEE Transactions on Computers
HardwareArchitectureMathematicsComputational TheoryTheoretical Computer ScienceSoftware
2008English

Constraint Based System-Level Diagnosis of Multiprocessors

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
1996English

Author Retrospective for Cooperative Cache Partitioning for Chip Multiprocessors

2014English

Optimizing Array-Intensive Applications for On-Chip Multiprocessors

IEEE Transactions on Parallel and Distributed Systems
HardwareComputational TheorySignal ProcessingArchitectureMathematics
2005English

High Level Modeling of Dynamic Reconfigurable FPGAs

International Journal of Reconfigurable Computing
HardwareArchitecture
2009English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy