Dither NN: Hardware/Algorithm Co-Design for Accurate Quantized Neural Networks

IEICE Transactions on Information and Systems - Japan
doi 10.1587/transinf.2019pap0009
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

PULP-NN: Accelerating Quantized Neural Networks on Parallel Ultra-Low-Power RISC-V Processors

Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences
MathematicsEngineeringAstronomyPhysics
2019English

Hardware–software Co-Design of an Iris Recognition Algorithm

IET Information Security
Computer NetworksSoftwareInformation SystemsCommunications
2011English

A Simplified Design of Multiplier for Multi Layer Feed Forward Hardware Neural Networks

International Journal of Research in Engineering and Technology
2014English

Hardware Implementation of Artificial Neural Networks Using Back Propagation Algorithm on Fpga

International Journal of Research in Engineering and Technology
2016English

3DQ: Compact Quantized Neural Networks for Volumetric Whole Brain Segmentation

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2019English

Improved PSO Algorithm for Training of Neural Network in Co-Design Architecture

International Journal of Computer Applications
2019English

Hardware Implementation of Artificial Neural Networks for Vibroacoustic Signals Classification

Acta Physica Polonica A
AstronomyPhysics
2010English

Hardware/Software Co-Design for Energy-Efficient Seismic Modeling

2011English

Estimation From Quantized Gaussian Measurements: When and How to Use Dither

IEEE Transactions on Signal Processing
Electronic EngineeringSignal ProcessingElectrical
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy