Amanote Research

Amanote Research

  • Register
  • Sign In

Hardware–software Co-Design of an Iris Recognition Algorithm

IET Information Security- United Kingdom

doi 10.1049/iet-ifs.2009.0267

Full Text

Abstract

Available in

Categories

Computer NetworksSoftwareInformation SystemsCommunications

Date

January 1, 2011

Authors

M. LópezJ. DaugmanE. Cantó

Publisher

Institution of Engineering and Technology (IET)


Related search

Hardware/Software Co-Design of Communication Protocols

English

Hardware/Software Co-Design for Energy-Efficient Seismic Modeling

2011English

An Eyelid Detection Algorithm for the Iris Recognition

International Journal of Security and its Applications
Computer Science
2015English

A Principled Kernel Testbed for Hardware/Software Co-Design Research

2010English

Hardware/Software Co-Design of a SIMD-DSP-based DVB-T Receiver

English

Dither NN: Hardware/Algorithm Co-Design for Accurate Quantized Neural Networks

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2019English

Virtual Hardware Prototyping Through Timed Hardware-Software Co-Simulation

English

Component-Based Hardware/Software Co-Verification

English

Processing the Segmentation Stage of an Iris Recognition System Through Evolutionary Algorithm

Journal of Communication and Information Systems
2009English

Amanote Research

Note-taking for researchers

Follow Amanote


© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy