Amanote Research
Register
Sign In
Delay Performance of High-Speed Packet Switches With Low Speedup
doi 10.1109/glocom.2002.1189106
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
P. Giaccone
E. Leonardi
B. Prabhakar
D. Shah
Publisher
IEEE
Related search
Providing Performance Guarantees for Buffered Crossbar Switches Without Speedup
Lecture Notes of the Institute for Computer Sciences, Social-Informatics and Telecommunications Engineering
Computer Networks
Communications
On Packet Scheduling With Adversarial Jamming and Speedup
Annals of Operations Research
Management Science
Decision Sciences
Operations Research
High Speed Optical Matrix Switches
The Review of Laser Engineering
High Performance Packet Processing With FlexNIC
ACM SIGARCH Computer Architecture News
On Packet Switches With Infinite Storage
IEEE Transactions on Communications
Electronic Engineering
Electrical
Ultra High Speed Packet Buffering Using "Parallel Packet Buffer"
A Simulation-Based Comparison of Multimedia Traffic Prioritization Schemes for High-Performance Input-Queued Packet Switches
Journal of Computer Science
Computer Networks
Software
Artificial Intelligence
Communications
Low Velocity Performance of a High Speed Vane Anemometer
High Performance Scheduler for Multicast Switches
International Journal of Information Systems and Change Management
Accounting
Decision Sciences
Management
Business
