Designing Best Effort Networks-On-Chip to Meet Hard Latency Constraints

Transactions on Embedded Computing Systems - United States
doi 10.1145/2485984.2485996
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Association for Computing Machinery (ACM)